

# Logic Design for Single On-Chip Test Clock Generation for $N$ Clock Domain - Impact on SOC Area and Test Quality

**Ramkumar Balasubramanian**  
Altran Technologies, Bangalore, India

## Abstract

This paper proposes a design technique for single On-Chip test Clock (OCC) generation logic to use multiple clock domain, to reduce significant area overhead of using multiple OCC. It reduces test vector count and increases test quality that is discussed with ATPG results. The area comparison data reported in this work shows that almost 50% to 70% area overhead reduced by the proposed OCC than using regular OCC for  $N$  clock domains. The proposed design techniques are easy to implement with any kind of existing OCC structure.

## Keywords

DFT-Design For Testability, OCC, SOC-System On Chip, Area Reduction, ATPG (Automatic Test Pattern Generation)

## I. Introduction

Structural fault testing of digital integrated circuits is a major tradition in the semiconductor industry. Adding testability features in the hardware design, which makes easier to perform manufacturing tests for the designed hardware. Adding the basic testability feature starts with creating scan chains in the design to capture the faults [1-2]. The combination of scan test with Automatic test pattern generation (ATPG) for transition and stuck-at test have been the industry standard for many years [3-5].

To perform transition test, OCC is a core logic used in the design to generate launch and capture pulse. There are different algorithms like Launch-On-Shift (LOS) and Launch-On-Capture (LOC) performed using OCC for transition test [6-8]. Modern SOC's contain many blocks with multiple clock domains, and to target transition test for each clock domain they requires one OCC per clock domain. This makes additional area overhead in the actual SOC design. Let's consider, a SOC contain 20 blocks and each block has 5 different clock domains. If the OCC implemented at each block level, it requires 100 OCC to perform transition test excluding top level test for SOC. The area consumption for 100 OCC is huge in the SOC. This paper proposes an OCC structure which can be used for  $N$  different clock domains, which means one OCC for multiple clock domains. In the above example (20 blocks SOC) with the proposed OCC, there are only 20 OCC's required to perform transition test by having one OCC per block. So it saves area overhead of 80 OCC's in the SOC. Clock shaper is used in many designs to generate test clock for multiple clock domains. This paper proposes the design technique for how to use the single OCC structure for multiple clock domains with simple modifications.

Test clock staggering approach reduces the test pattern count which increases the test quality [9-11]. The proposed OCC generates the test clock in staggered manner for transition and stuck-at test, which are discussed in the upcoming sections.

The paper is structured as follows; the next section discusses the logic design of OCC used for per clock domain and the area consumption. Section three addresses implementation details of the OCC for  $N$  clock domain and area comparison. Three pulse generation OCC structure is given in section four. The fifth section discusses the transition test and stuck-at test generation with ATPG results. Finally, the work is concluded in sixth section.

## II. Logic Design of OCC Structure for Single Clock Domain

The basic OCC design was discussed by M.Beck et al in 2005 with ATPG experimental results [12]. Fig.1 shows the regular OCC structure, which is slightly modified from the M.Beck's design. The behaviour of this OCC is shown in Fig.2 (a) and Fig.2 (b) for transition test and stuck-at test respectively. In many cases, the OCC is not used for stuck-at test. In this work, the OCC is designed to support both Transition Fault Test (TFT=1) and stuck-at fault test (TFT=0).

It consists of  $n$ -bit shift register, which decides the delay between *scan\_en* asserts low to launch pulse of transition test (capture pulse in stuck-at test). During the *scan\_en* high, the *clk\_out* Mux is connecting *scan\_clk* to the *clk\_out*. When *scan\_en* asserts low, the shift register starts shifting '1' and *pll\_clk\_en* makes '1' to the Clock Gater (CG) to allow single pulse or double pulse from PLL depending on TFT.

Since the OCC structure is smaller, the area required to implement OCC is manually calculated in terms of number of instances that are listed in Table 1. The shift-register size determines the delay between each clock domain capture pulse. In this paper, 6-bit shift-register is used for experiments. The total area count of one OCC is negligible when compare to entire SOC area. The actual problem starts, when this negligible area increased to  $N$  times, where  $N$  is number of clock domain. The next section illustrates the same OCC structure is slightly modified and used for  $N$  clock domain to reduce the area overhead of  $N$ -OCC's




Fig. 1: Regular OCC structure




Fig. 2: Regular OCC behaviour - (a) For Transition Test, (b) For Stuck-at Test

Table 1 : Area Count for Regular OCC

Instance name	Number of Instance's
Inverter	1
Shift-register flops	6
Sync-flop	1
AND	2
2:1 Mux	2
CG	1
<b>Total</b>	<b>13</b>

### III. Logic Design of Proposed OCC Structure for N Clock Domains

The regular OCC structure is slightly modified in the shift-register by making feedback the output to input. There is additional logic of Counter, multiplexer (Mux) and de-multiplexer (Demux) added in the design. The proposed OCC structure for 4-clock domain is shown in Fig.3. The behaviour of this OCC is shown in Fig.4 for transition test. The output clocks (*clk\_out1* to *clk\_out4*) are pulsed in staggered manner between each PLL clock domain (*pll\_clk1* to *pll\_clk4*).




Fig. 3: Proposed OCC Structure for 4 Clock Domains




Fig. 4: Proposed OCC behaviour for 4 Clock Domain

The detailed behaviour of the proposed OCC is illustrated in below steps;

1. When *scan\_en* is high, the *clk\_out* Mux is connecting *scan\_clk* to *clk\_out*.
2. When *scan\_en* is low, the *pll\_clk1* is selected by default initial value of counter (00) and the shift-register starts shifting '1' which is controlled by *pll\_clk1*. For transition test, the launch pulse for this *pll\_clk1* comes when the shift-register shifting '1' at  $Q_{n-2}$  bit position and capture pulse comes at  $Q_{n-1}$  bit position. The delay  $t_1$  between *scan\_en* low to the launch pulse is  $(t_{Q_{n-2}})*pll\_clk1$  and for capture pulse delay  $t_2$  is  $(t_{Q_{n-1}})*pll\_clk1$ ; where,  $t_{Q_{n-2}}$  is the time delay for shifting '1' from  $Q_0$  to  $Q_{n-2}$  bit position at *pll\_clk1* frequency and  $t_{Q_{n-1}}$  is  $(t_{Q_{n-2}})+1$ .
3. The  $Q_0$  gets inverted value from  $Q_n$  while *scan\_en* remains low, and the shift-register starts shifting its new value '0' which is controlled by *pll\_clk2*. The counter increases when the shift-register  $Q_n$  toggles 0 to 1. For transition test, the launch pulse for this *pll\_clk2* comes only again the shift-register is shifting '1' at  $Q_{n-2}$  bit position and capture pulse comes when '1' at  $Q_{n-1}$  bit position. The delay between *pll\_clk1* capture pulse and *pll\_clk2* launch pulse is  $((t_{Q_n}+(Q_{n-2}))*pll\_clk2)$ , where,  $t_{Q_n}$  is time delay for shifting '0' to the

- entire shift-register and  $Q_{n-2}$  is time delay for shifting '1' to  $Q_{n-2}$  bit position.
4. The behavior of step3 follows for  $pll\_clk3$  and  $pll\_clk4$ .
  5. Delay timing for all the  $pll\_clk$ 's in transition test can be defined as follows,
    - ◆  $scan\_en$  low to the launch pulse of  $pll\_clk1$  (t1) =  $(tQ_{n-2}) * pll\_clk1$
    - ◆  $scan\_en$  low to the capture pulse of  $pll\_clk1$  (t2) =  $(tQ_{n-1}) * pll\_clk1$
    - ◆  $pll\_clk1$  capture pulse to  $pll\_clk2$  launch pulse (t3) =  $(tQ_{n-1} + (Q_{n-2})) * pll\_clk2$
    - ◆  $pll\_clk1$  capture pulse to  $pll\_clk2$  capture pulse (t4) =  $(tQ_{n-1} + (Q_{n-1})) * pll\_clk2$
    - ◆  $pll\_clk2$  capture pulse to  $pll\_clk3$  launch pulse (t5) =  $(tQ_{n-1} + (Q_{n-2})) * pll\_clk3$
    - ◆  $pll\_clk2$  capture pulse to  $pll\_clk3$  capture pulse (t6) =  $(tQ_{n-1} + (Q_{n-1})) * pll\_clk3$
    - ◆  $pll\_clk3$  capture pulse to  $pll\_clk4$  launch pulse (t7) =  $(tQ_{n-1} + (Q_{n-2})) * pll\_clk4$
    - ◆  $pll\_clk3$  capture pulse to  $pll\_clk4$  capture pulse (t8) =  $(tQ_{n-1} + (Q_{n-1})) * pll\_clk4$
  6. The capture pulse behavior of the transition test is similar for stuck-at.  
The area detail of the proposed *OCC* structure is shown in Table 2. There are 2 Inverters used in the design, where in one at  $scan\_en$  path and another one at shift-register feedback path.

Table 2 : Area Count of Proposed OCC for 4 Clock Domain

Instance name	Number of Instances
Inverter	2
Shift-register flops	6
Sync-flop	1
AND	3
2:1 Mux (for $pll\_clk\_en$ )	1
CG	1
2:1 Mux (for $clk\_out1$ to $clk\_out4$ )	4
4:1 Mux interms of 2:1 Mux (for $pll\_clk1$ to $pll\_clk4$ )	3
1:4 DeMux interms of 1:2 Demux	3
2-bit counter flops	2
<b>Total</b>	<b>26</b>

Area comparison between the regular *OCC* and proposed *OCC* for 4 to 32 clock domain is reported in Table 3. The comparison graph is shown in Fig.5. An equation derived to determine the area required for  $N$ -clock domain as follows,

$$\text{Regular OCC} = N * 13$$

$$\text{Proposed OCC} = 14 + ((N-1)*2) + N + \log_2 n$$

Where,

- ◆  $N$  = Number of clock domain
- ◆ 13= Area of regular *OCC* for one clock domain
- ◆ 14= Number of instances in the proposed *OCC* excluding 2:1 Mux for  $clk\_out$ , 2:1 Mux for  $pll\_clk$ , 1:2 Demux and counter

- ◆ flops. (For example, In Table.2 excluding last 4 instances)
- ◆  $N-1*(2)$  = Number of 2:1 Mux for  $pll\_clk$  + 1:2 Demux for  $clk\_out$
- ◆  $\log_2 N$  = Number of flops in counter

Table 3 : Area Comparison between Regular OCC and Proposed OCC for 4 to 32 Clock Domains

Number of Clock Domain	Area for Regular OCC	Area for Proposed OCC	% of area reduction in Proposed OCC
4	52	26	50
8	104	39	63
16	208	64	69
32	416	113	73




Fig. 5: Performance of Proposed *OCC* than Regular *OCC* for 4 to 32 Clock Domains

The comparison results are clearly shows that the area of the proposed *OCC* structure is reduced 50%, 63%, 69% and 73% than regular *OCC* for 4,8,16 and 32 clock domains respectively.

#### IV. Three Pulse Generation for Transition Test

This paper proposed a design idea of using single *OCC* for multiple clock domains. This logic can be modified further as required. For example, some designs are required more than one launch pulse in transition test, based on their sequential depth. It can be done by using a configurable register in the design as shown in Fig.6. This configurable register is pre-loaded with '1' to select three pulses for  $pll\_clk3$  domain. The behavior of this *OCC* is shown in Fig.7.




Fig. 6: Proposed OCC Structure for 4 Clock Domain and 3 capture pulse for *pll\_clk3*




Fig. 7: Proposed OCC behaviour for 4 Clock Domain and 3 capture pulse for *pll\_clk3*

**V. ATPG Experiments for Transition and Stuck-at Test**

The proposed OCC is designed for 6 clock domain and used in one of the 6 different clock domain netlist to perform transition & stuck-at test by having different clock frequency for *pll\_clk1* to *pll\_clk6*. The netlist contains ~40,000 scan flops which are connected in 176 balanced internal scan chains with the maximum chain length of 231, based on EDT (Embedded Deterministic Test) architecture. There are four experiments has been done to determine the impact of proposed OCC on fault coverage and pattern count. The experimental results are listed in Table 4.

**Exp1: Transition test - using a Regular OCC per clock domain:**

It used one regular OCC per clock domain capture as shown in Fig.1 (with TFT=1). Here each domain clock pulsed at different capture cycle. i.e., it targets one clock domain faults per capture cycle.

**Exp2: Transition test - using proposed OCC:**

This exp used the proposed OCC for all the clock domains as shown in Fig.3 (with TFT=1). Here each domain clock pulsed at

same capture cycle in staggered manner as shown in Fig.4.

**Exp3: Stuck-at test - using a regular OCC per clock domain:**

In regular approach, a common external scan clock used for all the clock domains for stuck-at test. Since this paper demonstrates OCC for single pulse generation, this exp uses one regular OCC per clock domain capture. This exp is similar to exp1 with TFT=0.

**Exp4: Stuck-at test - using proposed OCC:**

This exp is similar to exp2 with TFT=0.

Table 4 : Experimental Results

Exp	Test Coverage (%)	Pattern Count
Exp1	93.89	5449
Exp2	93.89	5066
Exp3	95.37	2233
Exp4	95.37	1928

The test coverage is same for transition faults using regular and proposed OCC, but the pattern count is reduced 383 by using the proposed OCC. For stuck-at test also, the test coverage is same in both cases and pattern count is reduced 305 with the proposed OCC. These experimental results are clearly shows that the proposed OCC is not affecting the actual test coverage and saves the pattern count. The aim of these experiments is to show the proposed OCC is not affecting the actual coverage of using the regular OCC, hence the author is not analyzed the reaming untested faults in above experiments. Therefore the proposed OCC increases the test quality by reducing the pattern count and preserving the actual test coverage.

**VI. Conclusion**

Modern structural testing approaches target each clock domain faults sequentially (staggered) to avoid more switching power consumption. Since all the clock domain faults are not targeted at same time, it is really not required to run multiple OCC's in parallel. A simple modification applied in the regular OCC structure proposed in this paper saves significant area overhead of using multiple OCC in the SOC, which is proved in the area comparison results in section 3. This modification can be applied to any kind of existing OCC structure to use for multiple clock domains. The ATPG result shows that there is no affect on actual test coverage and saves pattern count with the proposed OCC. Therefore the proposed OCC structure is simple and efficient to implement in SOC.

**References**

[1] Jaramillo et al., 10 Tips for Successful Scan Design: Part one, Feb. 17, 2000, ednmag.com, pp. 67-73,75.  
 [2] Jaramillo et al., 10 Tips for Successful Scan Design: Part two, Feb. 17, 2000, ednmag.com, pp. 77,78,80,82,84,86,88,90.  
 [3] Y. Higami, Y. Kurose, S. Ohno, H. Yamaoka, H. Takahashi, Y. Shimizu, T. Aikyo, and Y. Takamatsu, "Diagnostic Test Generation for Transition Faults Using a Stuck-at ATPG Tool," in Proc. International Test Conference, Nov. 2009.  
 [4] X. Kavousianos and K. Chakrabarty, "Generation of Compact Stuck-At Test Sets Targeting Unmodeled Defects," IEEE Trans. Computer-Aided Design, vol. 30, no. 5, pp. 787-791, May 2011.  
 [5] L. Zhao and V. D. Agrawal, "Net Diagnosis Using Stuck-at and Transition Fault Models," in Proc. 30th IEEE VLSI Test

- Symp., Apr. 2012.*
- [6] G. Xu and A.D. Singh, "Low Cost Launch-on-Shift Delay Test with Slow Scan Enable", *IEEE European Test Symp.*, May. 2006
- [7] I. Park and E. J. McCluskey, "Launch-on-Shift-Capture Transition Tests," in *Proc. International Test Conference*, Oct. 2008.
- [8] Shianling Wu, Laung-Terng Wang, Xiaoqing Wen, Zhigang Jiang, Lang Tan, Yu Zhang, Yu Hu, Wen-Ben Jone, Michael S. Hsiao, James Chien-Mo Li, Jiun-Lang Huang, Lizhen Yu, "Using Launch-on-Capture for Testing Scan Designs Containing Synchronous and Asynchronous Clock Domains", *IEEE Trans. on CAD of Integrated Circuits and Systems*, Vol. 30, Issue. 3, pp. 455-463, Mar. 2011
- [9] L.-T. Wang, M.-C. Lin, X. Wen, H.-P. Wang, C.-C. Hsu, S.-C. Kao, and F.-S. Hsu, "Multiple-Capture DFT System for Scan-Based Integrated Circuits", U.S. Patent No. 6,954,887, Oct. 11, 2005
- [10] Shianling Wu, Laung-Terng Wang, Lizhen Yu, Furukawa H, Xiaoqing Wen, Wen-Ben Jone, Toubia N.A, Feifei Zhao, Jinsong Liu, Hao-Jan Chao, Fangfang Li, Zhigang Jiang, "Logic BIST Architecture Using Staggered Launch-on-Shift for Testing Designs Containing Asynchronous Clock Domains", *IEEE 25th International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT)*, pp. 358 - 366, Oct. 2010
- [11] Waayers T, Morren R, Xijiang Lin, Kassab M, "Clock control architecture and ATPG for reducing pattern count in SoC designs with multiple clock domains", *IEEE International Test Conference (ITC)*, Nov. 2010.
- [12] M. Beck, O. Barondeau, M. Kaibel, F. Poehl, X. Lin, and R. Press, "Logic design for on-chip test clock generation: Implementation details and impact on delay test quality", in *Proc. IEEE/ACM Design Automation and Test in Eur. Conf.*, pp.56-61, Mar. 2005.

#### **Author Profile**

Ramkumar Balasubramanian working in DFT (Design For Testability) domain in Altran India Technologies, Bangalore, India. He received Ph.D degree from VIT University, Vellore in 2014. He completed Master of Engineering in VLSI design, 2006 and Bachelor of Engineering in Electronics & Communication, 2004.